SlideShare una empresa de Scribd logo
1 de 10
Descargar para leer sin conexión
RAM and ROM Chips
                    1




                          MANINDER KAUR
                        professormaninder@gmail.com


www.eazynotes.com                          24-Nov-2010
RAM Chip
                                    2

 RAM is the main memory.

 It has bidirectional data bus that allows the transfer of data either
   from memory to CPU during a read operation or from CPU to
   memory during a write operation.

 The capacity of the memory is 128 words of eight bits (one byte) per
   word.

 This requires a 7-bit address and an 8-bit bidirectional data bus.

 The read and write inputs specify the memory operation and the
   two chip select (CS) control inputs are for enabling the chip only
   when it is selected by the processor.


www.eazynotes.com                                                24-Nov-2010
www.eazynotes.com   3   24-Nov-2010
ROM Chip
                                    4

ROM can only read, the data bus can only be in an output
   mode.

For the same size chip, it is possible to have more bits of
   ROM than of RAM, because the internal binary cells in
   ROM occupy less space than in RAM.

For this reason, the diagram specifies a 512 byte ROM,
   while the RAM has only 128 bytes.

The nine address lines in the ROM chip specify any one
   of the 512 bytes stored in it.


www.eazynotes.com                                     24-Nov-2010
ROM Chip
                       5




www.eazynotes.com              24-Nov-2010
Memory Address Map
                                 6

 A memory address map, is a pictorial representation of
   assigned address space for each chip in the system.

 Let us assume that a computer system needs 512 bytes of
   RAM and 512 bytes of ROM

 The RAM chips have 128 bytes and need seven address lines.
   The ROM chip has 512 bytes and needs 9 address lines.

 The X’s are always assigned to the low order bus lines: lines 1
   through 7 for the RAM and lines 1 through 9 for the ROM. It is
   now necessary to distinguish between 4 RAM chips by
   assigning to each a different address.


www.eazynotes.com                                        24-Nov-2010
www.eazynotes.com   7   24-Nov-2010
MEMORY CONNECTION TO CPU
                             8

The configuration gives a memory capacity of 512
   bytes of RAM and 512 bytes of ROM.

The particular RAM chip selected is determined
   from lines 8 and 9 in the address bus. This is done
   through a 2 x 4 decoder whose outputs goes to the
   CS1 inputs in each RAM chip.

The selection between RAM and ROM is achieved
   through bus line 10.
www.eazynotes.com                                 24-Nov-2010
www.eazynotes.com   9   24-Nov-2010
www.eazynotes.com   10   24-Nov-2010

Más contenido relacionado

La actualidad más candente

Computer registers
Computer registersComputer registers
Computer registersDeepikaT13
 
Multiprocessor
MultiprocessorMultiprocessor
MultiprocessorNeel Patel
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registersSanjeev Patel
 
8259 Programmable Interrupt Controller
8259 Programmable Interrupt Controller8259 Programmable Interrupt Controller
8259 Programmable Interrupt Controllerabhikalmegh
 
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)rishi ram khanal
 
Addressing Modes
Addressing ModesAddressing Modes
Addressing ModesMayank Garg
 
Computer architecture addressing modes and formats
Computer architecture addressing modes and formatsComputer architecture addressing modes and formats
Computer architecture addressing modes and formatsMazin Alwaaly
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference InstructionsRabin BK
 
Floating point arithmetic operations (1)
Floating point arithmetic operations (1)Floating point arithmetic operations (1)
Floating point arithmetic operations (1)cs19club
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and ArchitectureVinit Raut
 
instruction format and addressing modes
instruction format and addressing modesinstruction format and addressing modes
instruction format and addressing modesRamaPrabha24
 
Computer registers
Computer registersComputer registers
Computer registersJatin Grover
 

La actualidad más candente (20)

Computer registers
Computer registersComputer registers
Computer registers
 
ADDRESSING MODES
ADDRESSING MODESADDRESSING MODES
ADDRESSING MODES
 
Instruction code
Instruction codeInstruction code
Instruction code
 
Multiprocessor
MultiprocessorMultiprocessor
Multiprocessor
 
Addressing sequencing
Addressing sequencingAddressing sequencing
Addressing sequencing
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
 
8259 Programmable Interrupt Controller
8259 Programmable Interrupt Controller8259 Programmable Interrupt Controller
8259 Programmable Interrupt Controller
 
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)
 
Addressing Modes
Addressing ModesAddressing Modes
Addressing Modes
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
 
Computer architecture addressing modes and formats
Computer architecture addressing modes and formatsComputer architecture addressing modes and formats
Computer architecture addressing modes and formats
 
Micro program example
Micro program exampleMicro program example
Micro program example
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference Instructions
 
Floating point arithmetic operations (1)
Floating point arithmetic operations (1)Floating point arithmetic operations (1)
Floating point arithmetic operations (1)
 
Lecture 3 instruction set
Lecture 3  instruction setLecture 3  instruction set
Lecture 3 instruction set
 
Instruction format
Instruction formatInstruction format
Instruction format
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and Architecture
 
instruction format and addressing modes
instruction format and addressing modesinstruction format and addressing modes
instruction format and addressing modes
 
SRAM DRAM
SRAM DRAMSRAM DRAM
SRAM DRAM
 
Computer registers
Computer registersComputer registers
Computer registers
 

Destacado

Memory organisation
Memory organisationMemory organisation
Memory organisationankush_kumar
 
RAM and ROM Memory Overview
RAM and ROM Memory OverviewRAM and ROM Memory Overview
RAM and ROM Memory OverviewPankaj Khodifad
 
Computer system architecture
Computer system architectureComputer system architecture
Computer system architectureKumar
 
Static and Dynamic Read/Write memories
Static and Dynamic Read/Write memoriesStatic and Dynamic Read/Write memories
Static and Dynamic Read/Write memoriesAbhilash Nair
 
Computer organization memory hierarchy
Computer organization memory hierarchyComputer organization memory hierarchy
Computer organization memory hierarchyAJAL A J
 
Ram & rom memories
Ram & rom memoriesRam & rom memories
Ram & rom memoriesangelaag98
 
Address mapping
Address mappingAddress mapping
Address mappingrockymani
 
Top schools in ghaziabad
Top schools in ghaziabadTop schools in ghaziabad
Top schools in ghaziabadEdhole.com
 
Introduction to Computer Architecture
Introduction to Computer ArchitectureIntroduction to Computer Architecture
Introduction to Computer ArchitectureAnkush Srivastava
 
Index allocation 48 1
Index allocation 48 1Index allocation 48 1
Index allocation 48 1myrajendra
 
Lecture 1
Lecture 1Lecture 1
Lecture 1GIKI
 

Destacado (20)

Memory organisation
Memory organisationMemory organisation
Memory organisation
 
RAM and ROM Memory Overview
RAM and ROM Memory OverviewRAM and ROM Memory Overview
RAM and ROM Memory Overview
 
Computer system architecture
Computer system architectureComputer system architecture
Computer system architecture
 
Virtual memory ppt
Virtual memory pptVirtual memory ppt
Virtual memory ppt
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
 
Static and Dynamic Read/Write memories
Static and Dynamic Read/Write memoriesStatic and Dynamic Read/Write memories
Static and Dynamic Read/Write memories
 
Computer organization memory hierarchy
Computer organization memory hierarchyComputer organization memory hierarchy
Computer organization memory hierarchy
 
EPROM, PROM & ROM
EPROM, PROM & ROMEPROM, PROM & ROM
EPROM, PROM & ROM
 
Ram & rom memories
Ram & rom memoriesRam & rom memories
Ram & rom memories
 
Memory organization
Memory organizationMemory organization
Memory organization
 
Address mapping
Address mappingAddress mapping
Address mapping
 
Top schools in ghaziabad
Top schools in ghaziabadTop schools in ghaziabad
Top schools in ghaziabad
 
Computer
ComputerComputer
Computer
 
Ram vs rom
Ram vs romRam vs rom
Ram vs rom
 
Introduction to Computer Architecture
Introduction to Computer ArchitectureIntroduction to Computer Architecture
Introduction to Computer Architecture
 
Operating System
Operating SystemOperating System
Operating System
 
Network Layer
Network LayerNetwork Layer
Network Layer
 
Computer Memory
Computer MemoryComputer Memory
Computer Memory
 
Index allocation 48 1
Index allocation 48 1Index allocation 48 1
Index allocation 48 1
 
Lecture 1
Lecture 1Lecture 1
Lecture 1
 

Similar a Ram and-rom-chips

Memory Organization.ppt
Memory Organization.pptMemory Organization.ppt
Memory Organization.pptAkashSaha75835
 
Memory Organization
Memory OrganizationMemory Organization
Memory OrganizationAcad
 
Memory_Unit Cache Main Virtual Associative
Memory_Unit Cache Main Virtual AssociativeMemory_Unit Cache Main Virtual Associative
Memory_Unit Cache Main Virtual AssociativeRNShukla7
 
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEARDIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEARkasheen2803
 
Mba admission in india
Mba admission in indiaMba admission in india
Mba admission in indiaEdhole.com
 
Lec17 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Me...
Lec17 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Me...Lec17 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Me...
Lec17 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Me...Hsien-Hsin Sean Lee, Ph.D.
 
901320_Main Memory.ppt
901320_Main Memory.ppt901320_Main Memory.ppt
901320_Main Memory.pptChandinialla1
 
1 E&CE 371 - Homework 2 due 1159 pm, Tues 7114 .docx
   1    E&CE 371 - Homework 2   due 1159 pm, Tues 7114 .docx   1    E&CE 371 - Homework 2   due 1159 pm, Tues 7114 .docx
1 E&CE 371 - Homework 2 due 1159 pm, Tues 7114 .docxjoyjonna282
 
Btech admission in india
Btech admission in indiaBtech admission in india
Btech admission in indiaEdhole.com
 
COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5Dr.MAYA NAYAK
 
Digital electronics and logic design
Digital electronics and logic designDigital electronics and logic design
Digital electronics and logic designToufiq Akbar
 
Computer memory
Computer memoryComputer memory
Computer memoryJoy Sarker
 
PPT-Unit1-Basics-of-Mother-Board.ppt
PPT-Unit1-Basics-of-Mother-Board.pptPPT-Unit1-Basics-of-Mother-Board.ppt
PPT-Unit1-Basics-of-Mother-Board.pptvishalsharma604239
 

Similar a Ram and-rom-chips (20)

Memory Organization.ppt
Memory Organization.pptMemory Organization.ppt
Memory Organization.ppt
 
Ch12.ppt
Ch12.pptCh12.ppt
Ch12.ppt
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
 
Memory_Unit Cache Main Virtual Associative
Memory_Unit Cache Main Virtual AssociativeMemory_Unit Cache Main Virtual Associative
Memory_Unit Cache Main Virtual Associative
 
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEARDIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
 
Mba admission in india
Mba admission in indiaMba admission in india
Mba admission in india
 
Chapter 7 memory & i/o
Chapter 7  memory & i/oChapter 7  memory & i/o
Chapter 7 memory & i/o
 
Lec17 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Me...
Lec17 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Me...Lec17 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Me...
Lec17 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Me...
 
901320_Main Memory.ppt
901320_Main Memory.ppt901320_Main Memory.ppt
901320_Main Memory.ppt
 
1 E&CE 371 - Homework 2 due 1159 pm, Tues 7114 .docx
   1    E&CE 371 - Homework 2   due 1159 pm, Tues 7114 .docx   1    E&CE 371 - Homework 2   due 1159 pm, Tues 7114 .docx
1 E&CE 371 - Homework 2 due 1159 pm, Tues 7114 .docx
 
Memory_Interface.pdf
Memory_Interface.pdfMemory_Interface.pdf
Memory_Interface.pdf
 
RAM Design
RAM DesignRAM Design
RAM Design
 
Btech admission in india
Btech admission in indiaBtech admission in india
Btech admission in india
 
Memory (Part 3)
Memory (Part 3)Memory (Part 3)
Memory (Part 3)
 
COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5
 
Digital electronics and logic design
Digital electronics and logic designDigital electronics and logic design
Digital electronics and logic design
 
Computer memory
Computer memoryComputer memory
Computer memory
 
Dram and its types
Dram and its typesDram and its types
Dram and its types
 
Internal memory
Internal memoryInternal memory
Internal memory
 
PPT-Unit1-Basics-of-Mother-Board.ppt
PPT-Unit1-Basics-of-Mother-Board.pptPPT-Unit1-Basics-of-Mother-Board.ppt
PPT-Unit1-Basics-of-Mother-Board.ppt
 

Más de Anuj Modi

Android Technology
Android TechnologyAndroid Technology
Android TechnologyAnuj Modi
 
Virtual memory
Virtual memoryVirtual memory
Virtual memoryAnuj Modi
 
Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unitAnuj Modi
 
Synchronous and-asynchronous-data-transfer
Synchronous and-asynchronous-data-transferSynchronous and-asynchronous-data-transfer
Synchronous and-asynchronous-data-transferAnuj Modi
 
Registers and-common-bus
Registers and-common-busRegisters and-common-bus
Registers and-common-busAnuj Modi
 
Computer instructions
Computer instructionsComputer instructions
Computer instructionsAnuj Modi
 
Cache memory
Cache memoryCache memory
Cache memoryAnuj Modi
 
HTML Lesson 5-insert-and-align-graphics
HTML Lesson 5-insert-and-align-graphicsHTML Lesson 5-insert-and-align-graphics
HTML Lesson 5-insert-and-align-graphicsAnuj Modi
 
HTML Lesson 2-format-pages-and-text
HTML Lesson 2-format-pages-and-textHTML Lesson 2-format-pages-and-text
HTML Lesson 2-format-pages-and-textAnuj Modi
 
HTML Lesson 1-create-a-home-page
HTML Lesson 1-create-a-home-pageHTML Lesson 1-create-a-home-page
HTML Lesson 1-create-a-home-pageAnuj Modi
 
Introduction to-dbms
Introduction to-dbmsIntroduction to-dbms
Introduction to-dbmsAnuj Modi
 
Architecture of-dbms-and-data-independence
Architecture of-dbms-and-data-independenceArchitecture of-dbms-and-data-independence
Architecture of-dbms-and-data-independenceAnuj Modi
 
Central Processing Unit User View
Central Processing Unit User ViewCentral Processing Unit User View
Central Processing Unit User ViewAnuj Modi
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control Anuj Modi
 
Graphs In Data Structure
Graphs In Data StructureGraphs In Data Structure
Graphs In Data StructureAnuj Modi
 
Graphs In Data Structure
Graphs In Data StructureGraphs In Data Structure
Graphs In Data StructureAnuj Modi
 
B trees in Data Structure
B trees in Data StructureB trees in Data Structure
B trees in Data StructureAnuj Modi
 

Más de Anuj Modi (20)

Android Technology
Android TechnologyAndroid Technology
Android Technology
 
Virtual memory
Virtual memoryVirtual memory
Virtual memory
 
Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unit
 
Synchronous and-asynchronous-data-transfer
Synchronous and-asynchronous-data-transferSynchronous and-asynchronous-data-transfer
Synchronous and-asynchronous-data-transfer
 
Registers and-common-bus
Registers and-common-busRegisters and-common-bus
Registers and-common-bus
 
Memory
MemoryMemory
Memory
 
Computer instructions
Computer instructionsComputer instructions
Computer instructions
 
Cache memory
Cache memoryCache memory
Cache memory
 
HTML Lesson 5-insert-and-align-graphics
HTML Lesson 5-insert-and-align-graphicsHTML Lesson 5-insert-and-align-graphics
HTML Lesson 5-insert-and-align-graphics
 
HTML Lesson 2-format-pages-and-text
HTML Lesson 2-format-pages-and-textHTML Lesson 2-format-pages-and-text
HTML Lesson 2-format-pages-and-text
 
HTML Lesson 1-create-a-home-page
HTML Lesson 1-create-a-home-pageHTML Lesson 1-create-a-home-page
HTML Lesson 1-create-a-home-page
 
Introduction to-dbms
Introduction to-dbmsIntroduction to-dbms
Introduction to-dbms
 
DBA
DBADBA
DBA
 
Data models
Data modelsData models
Data models
 
Architecture of-dbms-and-data-independence
Architecture of-dbms-and-data-independenceArchitecture of-dbms-and-data-independence
Architecture of-dbms-and-data-independence
 
Central Processing Unit User View
Central Processing Unit User ViewCentral Processing Unit User View
Central Processing Unit User View
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control
 
Graphs In Data Structure
Graphs In Data StructureGraphs In Data Structure
Graphs In Data Structure
 
Graphs In Data Structure
Graphs In Data StructureGraphs In Data Structure
Graphs In Data Structure
 
B trees in Data Structure
B trees in Data StructureB trees in Data Structure
B trees in Data Structure
 

Ram and-rom-chips

  • 1. RAM and ROM Chips 1 MANINDER KAUR professormaninder@gmail.com www.eazynotes.com 24-Nov-2010
  • 2. RAM Chip 2  RAM is the main memory.  It has bidirectional data bus that allows the transfer of data either from memory to CPU during a read operation or from CPU to memory during a write operation.  The capacity of the memory is 128 words of eight bits (one byte) per word.  This requires a 7-bit address and an 8-bit bidirectional data bus.   The read and write inputs specify the memory operation and the two chip select (CS) control inputs are for enabling the chip only when it is selected by the processor. www.eazynotes.com 24-Nov-2010
  • 3. www.eazynotes.com 3 24-Nov-2010
  • 4. ROM Chip 4 ROM can only read, the data bus can only be in an output mode. For the same size chip, it is possible to have more bits of ROM than of RAM, because the internal binary cells in ROM occupy less space than in RAM. For this reason, the diagram specifies a 512 byte ROM, while the RAM has only 128 bytes. The nine address lines in the ROM chip specify any one of the 512 bytes stored in it. www.eazynotes.com 24-Nov-2010
  • 5. ROM Chip 5 www.eazynotes.com 24-Nov-2010
  • 6. Memory Address Map 6  A memory address map, is a pictorial representation of assigned address space for each chip in the system.  Let us assume that a computer system needs 512 bytes of RAM and 512 bytes of ROM  The RAM chips have 128 bytes and need seven address lines. The ROM chip has 512 bytes and needs 9 address lines.  The X’s are always assigned to the low order bus lines: lines 1 through 7 for the RAM and lines 1 through 9 for the ROM. It is now necessary to distinguish between 4 RAM chips by assigning to each a different address. www.eazynotes.com 24-Nov-2010
  • 7. www.eazynotes.com 7 24-Nov-2010
  • 8. MEMORY CONNECTION TO CPU 8 The configuration gives a memory capacity of 512 bytes of RAM and 512 bytes of ROM. The particular RAM chip selected is determined from lines 8 and 9 in the address bus. This is done through a 2 x 4 decoder whose outputs goes to the CS1 inputs in each RAM chip. The selection between RAM and ROM is achieved through bus line 10. www.eazynotes.com 24-Nov-2010
  • 9. www.eazynotes.com 9 24-Nov-2010
  • 10. www.eazynotes.com 10 24-Nov-2010