SlideShare una empresa de Scribd logo
1 de 32
Lowest Cost, Lowest Power, Integrated Transceivers March 2010 Cyclone IV FPGAs
Cyclone IV FPGAs - The Next Generation www.altera.com/products/devices/cyclone-iv/cyiv-index.jsp Cyclone IV GX FPGAs Cyclone IV E FPGAs Lowest cost and lowest power FPGAs with transceivers Lowest cost and lowest  power FPGAs
Cyclone IV GX FPGAs ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],Lowest Cost Lowest Power High Functionality
Cyclone IV E FPGAs ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],Lowest Cost Lowest Power High Functionality
Lowest System Cost ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],$ Lowest Device Costs Lowest BOM Costs
Lower System Costs  Through  Integration DDR PCIe PHY x4 GbE MAC/PHY DAC ADC Save Over 30% in Costs DDR GbE PHY DAC ADC PCIe x4 FPGA GbE x1 BOM Cost Savings Board Cost Savings ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Cyclone IV FPGA as ASSP Replacement ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],ASIC ASSP 1 PCIe PCI ASIC Processor
Broadcast Video Capture Card EQ EQ Rx Rx FPGA Tx DR PCle x4 PCle x4 SD, HD, FHD SD, HD, FHD SDI Save Over 30% System Cost PCle x4 EQ EQ DR Triple-Rate SDI SDI Triple-Rate SDI
Consumer Video Displays Meet High Video Quality Requirements Quickly and Cost Effectively Tuner Board Tuner ASSP Panel Board TCON 4Kx2K/3D (12b, 240 Hz) V-by-One Tuner Board Tuner ASSP Panel Board ASIC/ FPGA TCON 720p/1080p LVDS
Low-Power Leadership Cyclone III FPGA Cyclone IV E FPGA (1.0 V) Relative Total Power 25% Cyclone III  FPGA + ASSP Cyclone IV GX FPGA Transceiver ASSP + I/O Interface 30% 1.0 1.0
Cyclone IV GX Key Architectural Features MPLL – Multi-purpose phase-locked loop for transceivers Up to 150K LEs Up to 8 Transceivers, up to 3.125 Gbps PCIe Hard IP Block Up to 6.5-Mb Embedded Memory Up to 4 MPLLs  Up to 400-Mbps  External Memory  Interfaces Up to 360 Embedded Multipliers Up to 475 Flexible User I/O Pins Up to 4 PLLs
Transceivers Built for Low Cost ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],XCVR CH 7 XCVR CH 6 MPLL – Tx/Rx MPLL – Tx/Rx XCVR CH 5 XCVR CH 4 XCVR CH 3 XCVR CH 2 MPLL – Tx/Rx MPLL – Tx/Rx XCVR CH 1 XCVR CH 0 GPLL GPLL Quad Quad
[object Object],[object Object],GUI-Based Transceiver Design Get Your Protocol Set Up Quickly
[object Object],[object Object],[object Object],[object Object],[object Object],Lowest Cost PCIe Solution 30K LE Device EP4CGX15 User Logic (15K LEs) PCIe Hard IP Soft PCIe (15K LEs) User Logic (15K LEs)
Easy-to-Design Transceiver I/Os Feature Benefit PCIe hard IP block No timing closure required Pre-emphasis and equalization Optimize signal integrity without re-spinning PCB General board design guidelines Proven Altera design guidelines Power distribution network (PDN) analyzer Optimize board for each design
Cyclone IV GX Protocol Support ,[object Object],[object Object],Protocol Max. Bandwidth (Gbps) QN148, F169, and F324 support* F484, F672, and F896 support IP PCIe Gen1.1 2.5 Yes Yes Included with FPGA GbE 1.25 Yes Yes Altera Basic (proprietary) Up to 2.5 Up to 3.125 N/A CPRI 3.072 Yes Altera XAUI 3.125 Yes Altera Triple-Rate SDI 2.97 Yes Altera Serial RapidIO ® 3.125 Yes Altera V-by-One 3.0 Yes* 3 rd  party DisplayPort  2.7 Yes* 3 rd  party SATA 3.0 Yes* 3 rd  party
Protocol Support in Software Protocol Quartus II Software v9.1 Quartus II Software v9.1 SP1 Quartus II Software v9.1 SP2 Quartus II Software v10.0 PCIe x1, x4     GbE     PCIe x2    Basic    SRIO   XAUI   CPRI  SDI  V-by-One  DisplayPort  SATA 
Memory Optimizations ,[object Object],[object Object],[object Object],[object Object],LEs 9 Kbits Memory (Mb) Cyclone IV E FPGAs Cyclone III FPGAs Cyclone IV GX FPGA M9K 18 36 or 18 36 or M9K Up to 6.5 Mb on-chip memory Cyclone IV GX FPGAs
Automatically Calibrating Memory Interfaces ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],Minimize Timing Closure Effort External  Memory Memory Controller IP PHY IP Flexibility to use Altera or custom memory controller  Auto-calibrating PHY minimizes effort for reliable timing closure *Mobile DDR support planned for mid-2010 / / / /
Supported I/O Standards * IP cores available, requires external PHY devices ** All data rates are subject to change. See the  Cyclone IV handbook  for the latest information. Sign-Ended I/O Standards Cyclone IV GX and  Cyclone IV E (1.2 V)  Max. Clock Rate Cyclone IV E (1.0 V) Max. Clock Rate Usage 2.5-V SSTL Class I and II 167 MHz 167 MHz DDR SDRAM 1.8-V SSTL Class I and II 200 MHz 167 MHz DDR/DDR2 SDRAM 1.8-V/1.5-V/1.2-V HSTL I and II 167 MHz 167 MHz QDR I/II SRAM 3.3-V PCI compatible 66 MHz 66 MHz Embedded 3.3-V PCI-X 1.0 compatible 100 MHz 100 MHz Embedded 3.3-V LVTTL, LVCMOS 100 MHz 100 MHz System interface 3.0-V/2.5-V/ 1.8-V LVTTL 167 MHz 167 MHz System interface 3.0-V/2.5-V/1.8-V/ 1.5-V/1.2-V LVCMOS 167 MHz 167 MHz System interface Differential I/O Standards Cyclone IV GX and  Cyclone IV E (1.2 V) Max. Data Rate Cyclone IV E (1.0 V)  Max. Data Rate Comment LVDS Rx 875 Mbps 640 Mbps High-speed serial LVDS Tx 840 Mbps 640 Mbps High-speed serial RSDS/Mini-LVDS transmission 440 Mbps 311 Mbps High-speed serial LVPECL 500 MHz 500 MHz High-speed clocks
[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],Quartus II Software Cyclone IV Support in Quartus II  Web Edition Software v9.1 and Later
Finish Faster   with  Altera Design Tools Tools Benefit Reference designs Get up and running faster with several reference designs IP (protocol packs) Get protocols up quickly (protocol packs for PCIe, GbE, and SRIO) IP portfolio Over 100 pre-built building blocks to jump start your design Development kit Prebuilt, prototyping platform
Cyclone IV GX Family Plan Device KLEs Total Memory (Mb) 18 X 18  Multipliers Transceiver I/Os MPLLs PLLs Hard PCIe IP Core EP4CGX15 14.4 0.5 0 2 2 1 1 EP4CGX22 21.3 0.8 40 4 2 2 1 EP4CGX30 29.4 1.1 80 4 2 2 1 EP4CGX50 49.9 2.5 140 8 4 4 1 EP4CGX75 73.9 4.2 198 8 4 4 1 EP4CGX110 109.4 5.5 280 8 4 4 1 EP4CGX150 149.8 6.5 360 8 4 4 1
Cyclone IV GX Package Plan ,[object Object],    QN148 F169 F324 F484 F672 F896 0.5 mm  11 x 11 1.0 mm  14 x 14 1.0 mm  19 x 19 1.0 mm  23 x 23 1.0 mm  27 x 27 1.0 mm  31 x 31 Device I/Os XCVRs I/Os XVCRs I/Os XCVRs I/Os XCVRs I/Os XCVRs I/Os XCVRs EP4CGX15 72 2 72 2                 EP4CGX22     72 2 150 4             EP4CGX30     72 2 150 4   290 4          EP4CGX50             290 4 310 8     EP4CGX75             290 4 310 8     EP4CGX110             270 4 393 8 475 8 EP4CGX150             270 4 393 8 475 8
Cyclone IV GX Speed Grade Support *-7 and -I7 speed grades are under evaluation for this package. See the  Cyclone IV handbook   for the latest information.   Device QN148 F169 F324 F484 F672 F896 0.5 mm  11 x 11 1.0 mm  14 x 14 1.0 mm  19 x 19 1.0 mm  23 x 23 1.0 mm  27 x 27 1.0 mm  31 x 31 EP4CGX15 -8* -6, -7, -8, -I7 EP4CGX22 -6, -7, -8, -I7 -6, -7, -8, -I7 EP4CGX30 -6, -7, -8, -I7 -6, -7, -8, -I7 -6, -7, -8, -I7 EP4CGX50 -6, -7, -8, -I7  -6, -7, -8, -I7 EP4CGX75 -6, -7, -8, -I7 -6, -7, -8, -I7 EP4CGX110 -7, -8, -I7 -7, -8, -I7 -7, -8, -I7 EP4CGX150 -7, -8, -I7 -7, -8, -I7 -7, -8, -I7
Cyclone IV E Family Plan All Die Offered in Vcc_Core = 1.2 V and 1.0 V Device KLEs Total Memory (Kb) 18 X 18  Multipliers PLLs EP4CE6 6.2 270 15 2 EP4CE10 10.3 414 23 2 EP4CE15 15.4 504 56 4 EP4CE22 22.3 594 66 4 EP4CE30 28.8 594 66 4 EP4CE40 39.6 1,134 116 4 EP4CE55 55.8 2,340 154 4 EP4CE75 75.4 2,745 200 4 EP4CE115 114.4 3,888 266 4
Cyclone IV E Package Plan ,[object Object],  E144 F256 F484 F780 Device 22 x 22 mm 0.5 mm 17 x 17 mm 1.0 mm 23 x 23 mm 1.0 mm 29 x 29 mm 1.0 mm EP4EC6 91 179 EP4CE10 91 179 EP4CE15 81 165 343 EP4CE22 79 153 N/A EP4CE30 328 532 EP4CE40 328 532 EP4CE55 324 374 EP4CE75 292 426 EP4CE115 280 528
Cyclone IV E Speed Grade Support Note: I = industrial grade (Tj = -40 ° C to 100 ° C); A = automotive grade (Tj = -40 ° C to 125 ° C), L = 1.0-V Vcc core variant   E144 F256 F484 F780 Device 22 x 22 mm 0.5 mm 17 x 17 mm 1.0 mm 23 x 23 mm 1.0 mm 29 x 29 mm 1.0 mm EP4C6E -6, -7, -8, -I7, -A7 -8L, -9L, -I8L -6, -7, -8, -I7, -A7 -8L, -9L, -I8L EP4C10E Same as above Same as above EP4C15E -6, -7, -8, -I7 -8L, -9L, -I8L Same as above -6, -7, -8, -I7, -A7 -8L, -9L, -I8L EP4C22E -6, -7, -8, -I7, -A7 -8L, -9L, -I8L Same as above EP4C30E Same as above -6, -7, -8, -I7 -8L, -9L, -I8L EP4C40E Same as above Same as above EP4C55E -6, -7, -8, -I7 -8L, -9L, -I8L Same as above EP4C75E Same as above Same as above EP4C115E -7, -8, -I7 -8L, -9L, -I8L -7, -8, -I7 -8L, -9L, -I8L
Features to Meet the Needs of High-Volume Applications ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],2002 2004 2007 2009
Cyclone IV GX Device Rollout Schedule ,[object Object],[object Object],Product Line Availability (-C8 Speed Grades) Software Compilation Support EP4CGX15 March Quartus II software v9.1 SP1 EP4CGX150 July EP4CGX110 August EP4CGX22 September EP4CGX30 up to  F324 package September EP4CGX30 (F484 only) December EP4CGX75 December EP4CGX50 December
Cyclone IV E Device Rollout Schedule ,[object Object],[object Object],[object Object],Product Line Availability (-C8 and -9L Speed Grades) Software Support EP4CE115 March 31 (1.0 V) Quartus II software v9.1 SP1 (1.2 V) Quartus II software v9.1 SP2 EP4CE55 April 5 EP4CE6 April 12 EP4CE10 April 12 EP4CE15 April 26 EP4CE75 April 26 EP4CE30 April 30 EP4CE40 April 30 EP4CE22 May 10
Cyclone IV Development  Kits ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],Cost:  $395.00 P/N:  DK-START-4CGX15N Pre-order now…call distributors

Más contenido relacionado

La actualidad más candente

Session 8,9 PCI Express
Session 8,9 PCI ExpressSession 8,9 PCI Express
Session 8,9 PCI ExpressSubhash Iyer
 
Logic synthesis using Verilog HDL
Logic synthesis using Verilog HDLLogic synthesis using Verilog HDL
Logic synthesis using Verilog HDLanand hd
 
eMMC Embedded Multimedia Card overview
eMMC Embedded Multimedia Card overvieweMMC Embedded Multimedia Card overview
eMMC Embedded Multimedia Card overviewVijayGESYS
 
GPU Architecture NVIDIA (GTX GeForce 480)
GPU Architecture NVIDIA (GTX GeForce 480)GPU Architecture NVIDIA (GTX GeForce 480)
GPU Architecture NVIDIA (GTX GeForce 480)Fatima Qayyum
 
Simulation power analysis low power vlsi
Simulation power analysis   low power vlsiSimulation power analysis   low power vlsi
Simulation power analysis low power vlsiGargiKhanna1
 
Slideshare - PCIe
Slideshare - PCIeSlideshare - PCIe
Slideshare - PCIeJin Wu
 
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_FinalGopi Krishnamurthy
 
A report on 2 to 1 mux using tg
A report on 2 to 1 mux using tgA report on 2 to 1 mux using tg
A report on 2 to 1 mux using tgvijay rastogi
 
Microcontroller 8051 1
Microcontroller 8051  1Microcontroller 8051  1
Microcontroller 8051 1khan yaseen
 
System-on-Chip Design, Embedded System Design Challenges
System-on-Chip Design, Embedded System Design ChallengesSystem-on-Chip Design, Embedded System Design Challenges
System-on-Chip Design, Embedded System Design Challengespboulet
 
Book Preview: A Practical Introduction to the Xilinx Zynq-7000 Adaptive SoC
Book Preview: A Practical Introduction to the Xilinx Zynq-7000 Adaptive SoCBook Preview: A Practical Introduction to the Xilinx Zynq-7000 Adaptive SoC
Book Preview: A Practical Introduction to the Xilinx Zynq-7000 Adaptive SoCDerek Murray
 
SoC based smartphone processors
SoC based smartphone processorsSoC based smartphone processors
SoC based smartphone processorsAnkush Kumar
 

La actualidad más candente (20)

Session 8,9 PCI Express
Session 8,9 PCI ExpressSession 8,9 PCI Express
Session 8,9 PCI Express
 
SoC: System On Chip
SoC: System On ChipSoC: System On Chip
SoC: System On Chip
 
Logic synthesis using Verilog HDL
Logic synthesis using Verilog HDLLogic synthesis using Verilog HDL
Logic synthesis using Verilog HDL
 
eMMC Embedded Multimedia Card overview
eMMC Embedded Multimedia Card overvieweMMC Embedded Multimedia Card overview
eMMC Embedded Multimedia Card overview
 
GPU Architecture NVIDIA (GTX GeForce 480)
GPU Architecture NVIDIA (GTX GeForce 480)GPU Architecture NVIDIA (GTX GeForce 480)
GPU Architecture NVIDIA (GTX GeForce 480)
 
Simulation power analysis low power vlsi
Simulation power analysis   low power vlsiSimulation power analysis   low power vlsi
Simulation power analysis low power vlsi
 
PCIe
PCIePCIe
PCIe
 
Slideshare - PCIe
Slideshare - PCIeSlideshare - PCIe
Slideshare - PCIe
 
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
 
Lec04 gpu architecture
Lec04 gpu architectureLec04 gpu architecture
Lec04 gpu architecture
 
A report on 2 to 1 mux using tg
A report on 2 to 1 mux using tgA report on 2 to 1 mux using tg
A report on 2 to 1 mux using tg
 
PCI express
PCI expressPCI express
PCI express
 
Microcontroller 8051 1
Microcontroller 8051  1Microcontroller 8051  1
Microcontroller 8051 1
 
ASIC vs SOC vs FPGA
ASIC  vs SOC  vs FPGAASIC  vs SOC  vs FPGA
ASIC vs SOC vs FPGA
 
Arm processor
Arm processorArm processor
Arm processor
 
System-on-Chip Design, Embedded System Design Challenges
System-on-Chip Design, Embedded System Design ChallengesSystem-on-Chip Design, Embedded System Design Challenges
System-on-Chip Design, Embedded System Design Challenges
 
Book Preview: A Practical Introduction to the Xilinx Zynq-7000 Adaptive SoC
Book Preview: A Practical Introduction to the Xilinx Zynq-7000 Adaptive SoCBook Preview: A Practical Introduction to the Xilinx Zynq-7000 Adaptive SoC
Book Preview: A Practical Introduction to the Xilinx Zynq-7000 Adaptive SoC
 
Basic Linux Internals
Basic Linux InternalsBasic Linux Internals
Basic Linux Internals
 
Soc lect1
Soc lect1Soc lect1
Soc lect1
 
SoC based smartphone processors
SoC based smartphone processorsSoC based smartphone processors
SoC based smartphone processors
 

Destacado

Building ADAS system from scratch
Building ADAS system from scratchBuilding ADAS system from scratch
Building ADAS system from scratchYury Gorbachev
 
FPGA Design with Python and MyHDL
FPGA Design with Python and MyHDLFPGA Design with Python and MyHDL
FPGA Design with Python and MyHDLGuy Eschemann
 
Configuring the communication on FlexRay: the case of the static segment
Configuring the communication on FlexRay: the case of the static segmentConfiguring the communication on FlexRay: the case of the static segment
Configuring the communication on FlexRay: the case of the static segmentNicolas Navet
 
flexray technology in modern cars
flexray technology in modern carsflexray technology in modern cars
flexray technology in modern carsAmit Yerva
 
The flex ray protocol
The flex ray protocolThe flex ray protocol
The flex ray protocolWissam Kafa
 
20 Inspiring Quotes From William Zinsser's "On Writing Well"
20 Inspiring Quotes From William Zinsser's "On Writing Well"20 Inspiring Quotes From William Zinsser's "On Writing Well"
20 Inspiring Quotes From William Zinsser's "On Writing Well"Glenn Leibowitz
 
Crevativty & innovation ppt mba
Crevativty & innovation ppt  mbaCrevativty & innovation ppt  mba
Crevativty & innovation ppt mbaBabasab Patil
 
The Best Startup Investor Pitch Deck & How to Present to Angels & Venture Cap...
The Best Startup Investor Pitch Deck & How to Present to Angels & Venture Cap...The Best Startup Investor Pitch Deck & How to Present to Angels & Venture Cap...
The Best Startup Investor Pitch Deck & How to Present to Angels & Venture Cap...J. Skyler Fernandes
 

Destacado (12)

Building ADAS system from scratch
Building ADAS system from scratchBuilding ADAS system from scratch
Building ADAS system from scratch
 
RTL Presentation by Pr. John Connor
RTL Presentation by Pr. John ConnorRTL Presentation by Pr. John Connor
RTL Presentation by Pr. John Connor
 
FlexRay
FlexRayFlexRay
FlexRay
 
Advanced Driver Assistance System using FPGA
Advanced Driver Assistance System using FPGAAdvanced Driver Assistance System using FPGA
Advanced Driver Assistance System using FPGA
 
FPGA Design with Python and MyHDL
FPGA Design with Python and MyHDLFPGA Design with Python and MyHDL
FPGA Design with Python and MyHDL
 
Configuring the communication on FlexRay: the case of the static segment
Configuring the communication on FlexRay: the case of the static segmentConfiguring the communication on FlexRay: the case of the static segment
Configuring the communication on FlexRay: the case of the static segment
 
Flexray
FlexrayFlexray
Flexray
 
flexray technology in modern cars
flexray technology in modern carsflexray technology in modern cars
flexray technology in modern cars
 
The flex ray protocol
The flex ray protocolThe flex ray protocol
The flex ray protocol
 
20 Inspiring Quotes From William Zinsser's "On Writing Well"
20 Inspiring Quotes From William Zinsser's "On Writing Well"20 Inspiring Quotes From William Zinsser's "On Writing Well"
20 Inspiring Quotes From William Zinsser's "On Writing Well"
 
Crevativty & innovation ppt mba
Crevativty & innovation ppt  mbaCrevativty & innovation ppt  mba
Crevativty & innovation ppt mba
 
The Best Startup Investor Pitch Deck & How to Present to Angels & Venture Cap...
The Best Startup Investor Pitch Deck & How to Present to Angels & Venture Cap...The Best Startup Investor Pitch Deck & How to Present to Angels & Venture Cap...
The Best Startup Investor Pitch Deck & How to Present to Angels & Venture Cap...
 

Similar a Altera Cyclone IV FPGA Customer Presentation

Cyclone II FPGA Overview
Cyclone II FPGA OverviewCyclone II FPGA Overview
Cyclone II FPGA OverviewPremier Farnell
 
Stratix V FPGA Intro Presentation
Stratix V FPGA Intro PresentationStratix V FPGA Intro Presentation
Stratix V FPGA Intro PresentationAltera Corporation
 
Synopsys User Group Presentation
Synopsys User Group PresentationSynopsys User Group Presentation
Synopsys User Group Presentationemlawgr
 
Решения конвергентного доступа Cisco. Обновление продуктовой линейки коммутат...
Решения конвергентного доступа Cisco. Обновление продуктовой линейки коммутат...Решения конвергентного доступа Cisco. Обновление продуктовой линейки коммутат...
Решения конвергентного доступа Cisco. Обновление продуктовой линейки коммутат...Cisco Russia
 
Esp32 datasheet
Esp32 datasheetEsp32 datasheet
Esp32 datasheetMoises .
 
Hpe Proliant DL20 Gen10 Server Datasheet
Hpe Proliant DL20 Gen10 Server DatasheetHpe Proliant DL20 Gen10 Server Datasheet
Hpe Proliant DL20 Gen10 Server Datasheet美兰 曾
 
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA CampDESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA CampFPGA Central
 
Laptop Thinkpad X1 Carbon Gen 11 2023 - Nhật Minh Laptop
Laptop Thinkpad X1 Carbon Gen 11 2023 - Nhật Minh LaptopLaptop Thinkpad X1 Carbon Gen 11 2023 - Nhật Minh Laptop
Laptop Thinkpad X1 Carbon Gen 11 2023 - Nhật Minh LaptopNhật Minh Laptop
 
The Nexlink® VFX Professional Workstations
The Nexlink® VFX Professional WorkstationsThe Nexlink® VFX Professional Workstations
The Nexlink® VFX Professional WorkstationsJan Robin
 
SoC - altera's user-customizable arm-based soc
SoC - altera's user-customizable arm-based socSoC - altera's user-customizable arm-based soc
SoC - altera's user-customizable arm-based socSatya Harish
 
01-05-N9K Hardware.pptx
01-05-N9K Hardware.pptx01-05-N9K Hardware.pptx
01-05-N9K Hardware.pptxFeizhang41
 
iPass Interconnect System
iPass Interconnect SystemiPass Interconnect System
iPass Interconnect SystemPremier Farnell
 
C6800 sup6 t vs. c6800-sup6t-xl
C6800 sup6 t vs. c6800-sup6t-xlC6800 sup6 t vs. c6800-sup6t-xl
C6800 sup6 t vs. c6800-sup6t-xlIT Tech
 
Развитие решений для коммутации в корпоративных сетях Cisco
Развитие решений для коммутации в корпоративных сетях CiscoРазвитие решений для коммутации в корпоративных сетях Cisco
Развитие решений для коммутации в корпоративных сетях CiscoCisco Russia
 
Sample inventory report
Sample inventory reportSample inventory report
Sample inventory reportKamran Arshad
 
Summit x770 product overview
Summit x770 product overviewSummit x770 product overview
Summit x770 product overviewMUK
 
TechWiseTV Workshop: Cisco Catalyst 9500 Series High-Performance Switch Archi...
TechWiseTV Workshop: Cisco Catalyst 9500 Series High-Performance Switch Archi...TechWiseTV Workshop: Cisco Catalyst 9500 Series High-Performance Switch Archi...
TechWiseTV Workshop: Cisco Catalyst 9500 Series High-Performance Switch Archi...Robb Boyd
 
Microprocesador ESP32 manual de uso y programacion
Microprocesador ESP32 manual de uso y programacionMicroprocesador ESP32 manual de uso y programacion
Microprocesador ESP32 manual de uso y programacionArturoYanezSG
 

Similar a Altera Cyclone IV FPGA Customer Presentation (20)

Cyclone II FPGA Overview
Cyclone II FPGA OverviewCyclone II FPGA Overview
Cyclone II FPGA Overview
 
Stratix V FPGA Intro Presentation
Stratix V FPGA Intro PresentationStratix V FPGA Intro Presentation
Stratix V FPGA Intro Presentation
 
FPGA / SOC teknologi - i dag og i fremtiden
FPGA / SOC teknologi - i dag og i fremtidenFPGA / SOC teknologi - i dag og i fremtiden
FPGA / SOC teknologi - i dag og i fremtiden
 
Synopsys User Group Presentation
Synopsys User Group PresentationSynopsys User Group Presentation
Synopsys User Group Presentation
 
Решения конвергентного доступа Cisco. Обновление продуктовой линейки коммутат...
Решения конвергентного доступа Cisco. Обновление продуктовой линейки коммутат...Решения конвергентного доступа Cisco. Обновление продуктовой линейки коммутат...
Решения конвергентного доступа Cisco. Обновление продуктовой линейки коммутат...
 
Esp32 datasheet
Esp32 datasheetEsp32 datasheet
Esp32 datasheet
 
Hpe Proliant DL20 Gen10 Server Datasheet
Hpe Proliant DL20 Gen10 Server DatasheetHpe Proliant DL20 Gen10 Server Datasheet
Hpe Proliant DL20 Gen10 Server Datasheet
 
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA CampDESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
 
Laptop Thinkpad X1 Carbon Gen 11 2023 - Nhật Minh Laptop
Laptop Thinkpad X1 Carbon Gen 11 2023 - Nhật Minh LaptopLaptop Thinkpad X1 Carbon Gen 11 2023 - Nhật Minh Laptop
Laptop Thinkpad X1 Carbon Gen 11 2023 - Nhật Minh Laptop
 
The Nexlink® VFX Professional Workstations
The Nexlink® VFX Professional WorkstationsThe Nexlink® VFX Professional Workstations
The Nexlink® VFX Professional Workstations
 
SoC - altera's user-customizable arm-based soc
SoC - altera's user-customizable arm-based socSoC - altera's user-customizable arm-based soc
SoC - altera's user-customizable arm-based soc
 
01-05-N9K Hardware.pptx
01-05-N9K Hardware.pptx01-05-N9K Hardware.pptx
01-05-N9K Hardware.pptx
 
iPass Interconnect System
iPass Interconnect SystemiPass Interconnect System
iPass Interconnect System
 
C6800 sup6 t vs. c6800-sup6t-xl
C6800 sup6 t vs. c6800-sup6t-xlC6800 sup6 t vs. c6800-sup6t-xl
C6800 sup6 t vs. c6800-sup6t-xl
 
Развитие решений для коммутации в корпоративных сетях Cisco
Развитие решений для коммутации в корпоративных сетях CiscoРазвитие решений для коммутации в корпоративных сетях Cisco
Развитие решений для коммутации в корпоративных сетях Cisco
 
Sample inventory report
Sample inventory reportSample inventory report
Sample inventory report
 
Hp pro liant dl3xx g7
Hp pro liant dl3xx g7Hp pro liant dl3xx g7
Hp pro liant dl3xx g7
 
Summit x770 product overview
Summit x770 product overviewSummit x770 product overview
Summit x770 product overview
 
TechWiseTV Workshop: Cisco Catalyst 9500 Series High-Performance Switch Archi...
TechWiseTV Workshop: Cisco Catalyst 9500 Series High-Performance Switch Archi...TechWiseTV Workshop: Cisco Catalyst 9500 Series High-Performance Switch Archi...
TechWiseTV Workshop: Cisco Catalyst 9500 Series High-Performance Switch Archi...
 
Microprocesador ESP32 manual de uso y programacion
Microprocesador ESP32 manual de uso y programacionMicroprocesador ESP32 manual de uso y programacion
Microprocesador ESP32 manual de uso y programacion
 

Más de Altera Corporation

Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyAltera Corporation
 
Altera’s Role In Accelerating the Internet of Things
Altera’s Role In Accelerating the Internet of ThingsAltera’s Role In Accelerating the Internet of Things
Altera’s Role In Accelerating the Internet of ThingsAltera Corporation
 
Overview of Nios II Embedded Processor
Overview of Nios II Embedded ProcessorOverview of Nios II Embedded Processor
Overview of Nios II Embedded ProcessorAltera Corporation
 
Upgrade Your Broadcast System to PCIe Gen2
Upgrade Your Broadcast System to PCIe Gen2Upgrade Your Broadcast System to PCIe Gen2
Upgrade Your Broadcast System to PCIe Gen2Altera Corporation
 
Nios II Embedded Processor: Embedded World 2010
Nios II Embedded Processor: Embedded World 2010Nios II Embedded Processor: Embedded World 2010
Nios II Embedded Processor: Embedded World 2010Altera Corporation
 
Industrial Safety: Embedded World 2010
Industrial Safety: Embedded World 2010Industrial Safety: Embedded World 2010
Industrial Safety: Embedded World 2010Altera Corporation
 
IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010
IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010
IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010Altera Corporation
 
Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010
Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010
Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010Altera Corporation
 
Benefits of Using FPGAs for Embedded Processing: Embedded World 2010
Benefits of Using FPGAs for Embedded Processing: Embedded World 2010Benefits of Using FPGAs for Embedded Processing: Embedded World 2010
Benefits of Using FPGAs for Embedded Processing: Embedded World 2010Altera Corporation
 
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010Altera Corporation
 
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010Altera Corporation
 

Más de Altera Corporation (11)

Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
 
Altera’s Role In Accelerating the Internet of Things
Altera’s Role In Accelerating the Internet of ThingsAltera’s Role In Accelerating the Internet of Things
Altera’s Role In Accelerating the Internet of Things
 
Overview of Nios II Embedded Processor
Overview of Nios II Embedded ProcessorOverview of Nios II Embedded Processor
Overview of Nios II Embedded Processor
 
Upgrade Your Broadcast System to PCIe Gen2
Upgrade Your Broadcast System to PCIe Gen2Upgrade Your Broadcast System to PCIe Gen2
Upgrade Your Broadcast System to PCIe Gen2
 
Nios II Embedded Processor: Embedded World 2010
Nios II Embedded Processor: Embedded World 2010Nios II Embedded Processor: Embedded World 2010
Nios II Embedded Processor: Embedded World 2010
 
Industrial Safety: Embedded World 2010
Industrial Safety: Embedded World 2010Industrial Safety: Embedded World 2010
Industrial Safety: Embedded World 2010
 
IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010
IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010
IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010
 
Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010
Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010
Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010
 
Benefits of Using FPGAs for Embedded Processing: Embedded World 2010
Benefits of Using FPGAs for Embedded Processing: Embedded World 2010Benefits of Using FPGAs for Embedded Processing: Embedded World 2010
Benefits of Using FPGAs for Embedded Processing: Embedded World 2010
 
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
 
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
 

Último

VoIP Service and Marketing using Odoo and Asterisk PBX
VoIP Service and Marketing using Odoo and Asterisk PBXVoIP Service and Marketing using Odoo and Asterisk PBX
VoIP Service and Marketing using Odoo and Asterisk PBXTarek Kalaji
 
OpenShift Commons Paris - Choose Your Own Observability Adventure
OpenShift Commons Paris - Choose Your Own Observability AdventureOpenShift Commons Paris - Choose Your Own Observability Adventure
OpenShift Commons Paris - Choose Your Own Observability AdventureEric D. Schabell
 
activity_diagram_combine_v4_20190827.pdfactivity_diagram_combine_v4_20190827.pdf
activity_diagram_combine_v4_20190827.pdfactivity_diagram_combine_v4_20190827.pdfactivity_diagram_combine_v4_20190827.pdfactivity_diagram_combine_v4_20190827.pdf
activity_diagram_combine_v4_20190827.pdfactivity_diagram_combine_v4_20190827.pdfJamie (Taka) Wang
 
Linked Data in Production: Moving Beyond Ontologies
Linked Data in Production: Moving Beyond OntologiesLinked Data in Production: Moving Beyond Ontologies
Linked Data in Production: Moving Beyond OntologiesDavid Newbury
 
Meet the new FSP 3000 M-Flex800™
Meet the new FSP 3000 M-Flex800™Meet the new FSP 3000 M-Flex800™
Meet the new FSP 3000 M-Flex800™Adtran
 
Crea il tuo assistente AI con lo Stregatto (open source python framework)
Crea il tuo assistente AI con lo Stregatto (open source python framework)Crea il tuo assistente AI con lo Stregatto (open source python framework)
Crea il tuo assistente AI con lo Stregatto (open source python framework)Commit University
 
Machine Learning Model Validation (Aijun Zhang 2024).pdf
Machine Learning Model Validation (Aijun Zhang 2024).pdfMachine Learning Model Validation (Aijun Zhang 2024).pdf
Machine Learning Model Validation (Aijun Zhang 2024).pdfAijun Zhang
 
Igniting Next Level Productivity with AI-Infused Data Integration Workflows
Igniting Next Level Productivity with AI-Infused Data Integration WorkflowsIgniting Next Level Productivity with AI-Infused Data Integration Workflows
Igniting Next Level Productivity with AI-Infused Data Integration WorkflowsSafe Software
 
Videogame localization & technology_ how to enhance the power of translation.pdf
Videogame localization & technology_ how to enhance the power of translation.pdfVideogame localization & technology_ how to enhance the power of translation.pdf
Videogame localization & technology_ how to enhance the power of translation.pdfinfogdgmi
 
Cybersecurity Workshop #1.pptx
Cybersecurity Workshop #1.pptxCybersecurity Workshop #1.pptx
Cybersecurity Workshop #1.pptxGDSC PJATK
 
Introduction to Matsuo Laboratory (ENG).pptx
Introduction to Matsuo Laboratory (ENG).pptxIntroduction to Matsuo Laboratory (ENG).pptx
Introduction to Matsuo Laboratory (ENG).pptxMatsuo Lab
 
Artificial Intelligence & SEO Trends for 2024
Artificial Intelligence & SEO Trends for 2024Artificial Intelligence & SEO Trends for 2024
Artificial Intelligence & SEO Trends for 2024D Cloud Solutions
 
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...DianaGray10
 
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCostKubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCostMatt Ray
 
Computer 10: Lesson 10 - Online Crimes and Hazards
Computer 10: Lesson 10 - Online Crimes and HazardsComputer 10: Lesson 10 - Online Crimes and Hazards
Computer 10: Lesson 10 - Online Crimes and HazardsSeth Reyes
 
9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding Team9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding TeamAdam Moalla
 
Empowering Africa's Next Generation: The AI Leadership Blueprint
Empowering Africa's Next Generation: The AI Leadership BlueprintEmpowering Africa's Next Generation: The AI Leadership Blueprint
Empowering Africa's Next Generation: The AI Leadership BlueprintMahmoud Rabie
 
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdfIaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdfDaniel Santiago Silva Capera
 

Último (20)

VoIP Service and Marketing using Odoo and Asterisk PBX
VoIP Service and Marketing using Odoo and Asterisk PBXVoIP Service and Marketing using Odoo and Asterisk PBX
VoIP Service and Marketing using Odoo and Asterisk PBX
 
OpenShift Commons Paris - Choose Your Own Observability Adventure
OpenShift Commons Paris - Choose Your Own Observability AdventureOpenShift Commons Paris - Choose Your Own Observability Adventure
OpenShift Commons Paris - Choose Your Own Observability Adventure
 
activity_diagram_combine_v4_20190827.pdfactivity_diagram_combine_v4_20190827.pdf
activity_diagram_combine_v4_20190827.pdfactivity_diagram_combine_v4_20190827.pdfactivity_diagram_combine_v4_20190827.pdfactivity_diagram_combine_v4_20190827.pdf
activity_diagram_combine_v4_20190827.pdfactivity_diagram_combine_v4_20190827.pdf
 
Linked Data in Production: Moving Beyond Ontologies
Linked Data in Production: Moving Beyond OntologiesLinked Data in Production: Moving Beyond Ontologies
Linked Data in Production: Moving Beyond Ontologies
 
Meet the new FSP 3000 M-Flex800™
Meet the new FSP 3000 M-Flex800™Meet the new FSP 3000 M-Flex800™
Meet the new FSP 3000 M-Flex800™
 
Crea il tuo assistente AI con lo Stregatto (open source python framework)
Crea il tuo assistente AI con lo Stregatto (open source python framework)Crea il tuo assistente AI con lo Stregatto (open source python framework)
Crea il tuo assistente AI con lo Stregatto (open source python framework)
 
Machine Learning Model Validation (Aijun Zhang 2024).pdf
Machine Learning Model Validation (Aijun Zhang 2024).pdfMachine Learning Model Validation (Aijun Zhang 2024).pdf
Machine Learning Model Validation (Aijun Zhang 2024).pdf
 
Igniting Next Level Productivity with AI-Infused Data Integration Workflows
Igniting Next Level Productivity with AI-Infused Data Integration WorkflowsIgniting Next Level Productivity with AI-Infused Data Integration Workflows
Igniting Next Level Productivity with AI-Infused Data Integration Workflows
 
201610817 - edge part1
201610817 - edge part1201610817 - edge part1
201610817 - edge part1
 
Videogame localization & technology_ how to enhance the power of translation.pdf
Videogame localization & technology_ how to enhance the power of translation.pdfVideogame localization & technology_ how to enhance the power of translation.pdf
Videogame localization & technology_ how to enhance the power of translation.pdf
 
Cybersecurity Workshop #1.pptx
Cybersecurity Workshop #1.pptxCybersecurity Workshop #1.pptx
Cybersecurity Workshop #1.pptx
 
Introduction to Matsuo Laboratory (ENG).pptx
Introduction to Matsuo Laboratory (ENG).pptxIntroduction to Matsuo Laboratory (ENG).pptx
Introduction to Matsuo Laboratory (ENG).pptx
 
Artificial Intelligence & SEO Trends for 2024
Artificial Intelligence & SEO Trends for 2024Artificial Intelligence & SEO Trends for 2024
Artificial Intelligence & SEO Trends for 2024
 
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
 
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCostKubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
 
Computer 10: Lesson 10 - Online Crimes and Hazards
Computer 10: Lesson 10 - Online Crimes and HazardsComputer 10: Lesson 10 - Online Crimes and Hazards
Computer 10: Lesson 10 - Online Crimes and Hazards
 
9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding Team9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding Team
 
Empowering Africa's Next Generation: The AI Leadership Blueprint
Empowering Africa's Next Generation: The AI Leadership BlueprintEmpowering Africa's Next Generation: The AI Leadership Blueprint
Empowering Africa's Next Generation: The AI Leadership Blueprint
 
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdfIaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
 
20230104 - machine vision
20230104 - machine vision20230104 - machine vision
20230104 - machine vision
 

Altera Cyclone IV FPGA Customer Presentation

  • 1. Lowest Cost, Lowest Power, Integrated Transceivers March 2010 Cyclone IV FPGAs
  • 2. Cyclone IV FPGAs - The Next Generation www.altera.com/products/devices/cyclone-iv/cyiv-index.jsp Cyclone IV GX FPGAs Cyclone IV E FPGAs Lowest cost and lowest power FPGAs with transceivers Lowest cost and lowest power FPGAs
  • 3.
  • 4.
  • 5.
  • 6.
  • 7.
  • 8. Broadcast Video Capture Card EQ EQ Rx Rx FPGA Tx DR PCle x4 PCle x4 SD, HD, FHD SD, HD, FHD SDI Save Over 30% System Cost PCle x4 EQ EQ DR Triple-Rate SDI SDI Triple-Rate SDI
  • 9. Consumer Video Displays Meet High Video Quality Requirements Quickly and Cost Effectively Tuner Board Tuner ASSP Panel Board TCON 4Kx2K/3D (12b, 240 Hz) V-by-One Tuner Board Tuner ASSP Panel Board ASIC/ FPGA TCON 720p/1080p LVDS
  • 10. Low-Power Leadership Cyclone III FPGA Cyclone IV E FPGA (1.0 V) Relative Total Power 25% Cyclone III FPGA + ASSP Cyclone IV GX FPGA Transceiver ASSP + I/O Interface 30% 1.0 1.0
  • 11. Cyclone IV GX Key Architectural Features MPLL – Multi-purpose phase-locked loop for transceivers Up to 150K LEs Up to 8 Transceivers, up to 3.125 Gbps PCIe Hard IP Block Up to 6.5-Mb Embedded Memory Up to 4 MPLLs Up to 400-Mbps External Memory Interfaces Up to 360 Embedded Multipliers Up to 475 Flexible User I/O Pins Up to 4 PLLs
  • 12.
  • 13.
  • 14.
  • 15. Easy-to-Design Transceiver I/Os Feature Benefit PCIe hard IP block No timing closure required Pre-emphasis and equalization Optimize signal integrity without re-spinning PCB General board design guidelines Proven Altera design guidelines Power distribution network (PDN) analyzer Optimize board for each design
  • 16.
  • 17. Protocol Support in Software Protocol Quartus II Software v9.1 Quartus II Software v9.1 SP1 Quartus II Software v9.1 SP2 Quartus II Software v10.0 PCIe x1, x4     GbE     PCIe x2    Basic    SRIO   XAUI   CPRI  SDI  V-by-One  DisplayPort  SATA 
  • 18.
  • 19.
  • 20. Supported I/O Standards * IP cores available, requires external PHY devices ** All data rates are subject to change. See the Cyclone IV handbook for the latest information. Sign-Ended I/O Standards Cyclone IV GX and Cyclone IV E (1.2 V) Max. Clock Rate Cyclone IV E (1.0 V) Max. Clock Rate Usage 2.5-V SSTL Class I and II 167 MHz 167 MHz DDR SDRAM 1.8-V SSTL Class I and II 200 MHz 167 MHz DDR/DDR2 SDRAM 1.8-V/1.5-V/1.2-V HSTL I and II 167 MHz 167 MHz QDR I/II SRAM 3.3-V PCI compatible 66 MHz 66 MHz Embedded 3.3-V PCI-X 1.0 compatible 100 MHz 100 MHz Embedded 3.3-V LVTTL, LVCMOS 100 MHz 100 MHz System interface 3.0-V/2.5-V/ 1.8-V LVTTL 167 MHz 167 MHz System interface 3.0-V/2.5-V/1.8-V/ 1.5-V/1.2-V LVCMOS 167 MHz 167 MHz System interface Differential I/O Standards Cyclone IV GX and Cyclone IV E (1.2 V) Max. Data Rate Cyclone IV E (1.0 V) Max. Data Rate Comment LVDS Rx 875 Mbps 640 Mbps High-speed serial LVDS Tx 840 Mbps 640 Mbps High-speed serial RSDS/Mini-LVDS transmission 440 Mbps 311 Mbps High-speed serial LVPECL 500 MHz 500 MHz High-speed clocks
  • 21.
  • 22. Finish Faster with Altera Design Tools Tools Benefit Reference designs Get up and running faster with several reference designs IP (protocol packs) Get protocols up quickly (protocol packs for PCIe, GbE, and SRIO) IP portfolio Over 100 pre-built building blocks to jump start your design Development kit Prebuilt, prototyping platform
  • 23. Cyclone IV GX Family Plan Device KLEs Total Memory (Mb) 18 X 18 Multipliers Transceiver I/Os MPLLs PLLs Hard PCIe IP Core EP4CGX15 14.4 0.5 0 2 2 1 1 EP4CGX22 21.3 0.8 40 4 2 2 1 EP4CGX30 29.4 1.1 80 4 2 2 1 EP4CGX50 49.9 2.5 140 8 4 4 1 EP4CGX75 73.9 4.2 198 8 4 4 1 EP4CGX110 109.4 5.5 280 8 4 4 1 EP4CGX150 149.8 6.5 360 8 4 4 1
  • 24.
  • 25. Cyclone IV GX Speed Grade Support *-7 and -I7 speed grades are under evaluation for this package. See the Cyclone IV handbook for the latest information.   Device QN148 F169 F324 F484 F672 F896 0.5 mm 11 x 11 1.0 mm 14 x 14 1.0 mm 19 x 19 1.0 mm 23 x 23 1.0 mm 27 x 27 1.0 mm 31 x 31 EP4CGX15 -8* -6, -7, -8, -I7 EP4CGX22 -6, -7, -8, -I7 -6, -7, -8, -I7 EP4CGX30 -6, -7, -8, -I7 -6, -7, -8, -I7 -6, -7, -8, -I7 EP4CGX50 -6, -7, -8, -I7 -6, -7, -8, -I7 EP4CGX75 -6, -7, -8, -I7 -6, -7, -8, -I7 EP4CGX110 -7, -8, -I7 -7, -8, -I7 -7, -8, -I7 EP4CGX150 -7, -8, -I7 -7, -8, -I7 -7, -8, -I7
  • 26. Cyclone IV E Family Plan All Die Offered in Vcc_Core = 1.2 V and 1.0 V Device KLEs Total Memory (Kb) 18 X 18 Multipliers PLLs EP4CE6 6.2 270 15 2 EP4CE10 10.3 414 23 2 EP4CE15 15.4 504 56 4 EP4CE22 22.3 594 66 4 EP4CE30 28.8 594 66 4 EP4CE40 39.6 1,134 116 4 EP4CE55 55.8 2,340 154 4 EP4CE75 75.4 2,745 200 4 EP4CE115 114.4 3,888 266 4
  • 27.
  • 28. Cyclone IV E Speed Grade Support Note: I = industrial grade (Tj = -40 ° C to 100 ° C); A = automotive grade (Tj = -40 ° C to 125 ° C), L = 1.0-V Vcc core variant   E144 F256 F484 F780 Device 22 x 22 mm 0.5 mm 17 x 17 mm 1.0 mm 23 x 23 mm 1.0 mm 29 x 29 mm 1.0 mm EP4C6E -6, -7, -8, -I7, -A7 -8L, -9L, -I8L -6, -7, -8, -I7, -A7 -8L, -9L, -I8L EP4C10E Same as above Same as above EP4C15E -6, -7, -8, -I7 -8L, -9L, -I8L Same as above -6, -7, -8, -I7, -A7 -8L, -9L, -I8L EP4C22E -6, -7, -8, -I7, -A7 -8L, -9L, -I8L Same as above EP4C30E Same as above -6, -7, -8, -I7 -8L, -9L, -I8L EP4C40E Same as above Same as above EP4C55E -6, -7, -8, -I7 -8L, -9L, -I8L Same as above EP4C75E Same as above Same as above EP4C115E -7, -8, -I7 -8L, -9L, -I8L -7, -8, -I7 -8L, -9L, -I8L
  • 29.
  • 30.
  • 31.
  • 32.